I. INTRODUCTION
R EFERENCE voltage generators are used in DRAM's, flash memories, and analog devices. The generators are required to be stabilized over process, voltage, and temperature variations, and also to be implemented without modification of fabrication process. The bandgap reference (BGR) is one of the most popular reference voltage generators that successfully achieve the requirements [1] . Regarding the generators, the demand for the low-power and low-voltage operation is strongly increasing the spread of battery-operated portable applications. The output voltage of the conventional BGR is 1.25 V, which is nearly the same voltage as the bandgap of silicon. This fixed output voltage of 1.25 V limits the low operation. This work proposes a BGR that can successfully operate with sub-1-V supply. Fig. 1 shows the conventional BGR circuit, which is composed of a CMOS op-amp, diodes, and resistors. It is essential that the BGR circuit be designed without bipolar transistors because most semiconductor memories are fabricated in the CMOS process. A general diode current versus voltage relation Manuscript received November 15, 1998; revised December 23, 1998. H. Banba, H. Shiga, A. Umezawa, T. Tanzawa, S. Atsumi, and K. Sakui are with the Microelectronics Engineering Laboratory, Toshiba Corp., Sakae-ku, Yokohama 247-8585 Japan (e-mail: hironori.banba@toshiba.co.jp).
II. CONVENTIONAL BGR CIRCUIT
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where is Boltzmann's constant (1.38 10 J/K) and is electronic charge (1.6 10 C). In the conventional circuit, a pair of input voltages for the op-amp, and , are controlled to be the same voltage. is the forward voltage difference between one diode and diodes 
where is the built-in voltage of the diode and is proportional to the thermal voltage . Here, has a negative temperature coefficient of 2 mV/ C, whereas has a positive temperature coefficient of 0.086 mV/ C, so that is determined by the resistance ratio, being little influenced by the absolute value of the resistance. Thus, is controlled to be about 1.25 V where temperature dependence becomes 0018-9200/99$10.00 © 1999 IEEE negligibly small. As a result, the operational voltage cannot be lowered below than 1.25 V, which limits the low-voltage design for the CMOS circuits.
III. PROPOSED BGR CIRCUIT
The concept of the proposed BGR is that two currents, which are proportional to and , are generated by only one feedback loop. The op-amp is so controlled that the voltages of and are equalized (6) Therefore, the gates of , , and are connected to a common node so that the current , , and becomes the same value due to the current mirror (7) In this case, and (8) is proportional to (9) is proportional to
Here, is the sum of and , and is mirrored to If the resistor and diode parameters for the proposed BGR are the same as those for the conventional BGR, prop is simplified as prop conv
Therefore, prop can be freely changed from conv of 1.25 V.
for the proposed BGR is determined by the resistance ratio of , , and and little influenced by the absolute value of the resistance. The transistors , , and are required to operate in the saturation region, so that their drain-to-source voltages can be small when the drain-to-source currents are reduced. Therefore, for the proposed BGR can be theoretically lowered to if is set below .
IV. SIMULATED RESULTS
The minimum for the proposed BGR can be successfully lowered by the SPICE simulation when the threshold voltages are optimized for a low-voltage operation. Fig. 3 presents the simulated when the threshold voltages are optimized to ensure low-voltage operation of the op-amp, such as PMOS V and NMOS V, which can definitely be realized for a low-voltage design. Here, in the conventional BGR, is 1.25 V, and the minimum is 1.3 V. In the proposed BGR, however, the operational voltage is simply limited by so that the minimum varies with the temperature. Even in the worst case of 10 C, the simulated minimum for the proposed BGR is 0.84 V, which is lower than that for the conventional BGR by 0.46 V. is composed of four pads; some transistors, resistors, and capacitors; and 101 diodes. The size without the pads is about 0.1 mm . The process parameters for the test chip are summarized in Table I . The transistors were not designed for low-voltage operation, and their threshold voltages were high. The PMOS threshold voltage is 1 V, and the NMOS threshold is 0.7 V. Fig. 5 shows the circuit schematic of the proposed BGR test chip. An N-type diffusion layer is used for the resistors. Fig. 6 illustrates the structure of the diode, which is easily fabricated by CMOS process. The transistors, with and applied to the gates, are native NMOS transistors ( V) because the threshold voltages of the enhancement-mode NMOS transistors exceed in the standard 0.4-m flash memory process. The control signal PONRST is used to initialize the BGR circuit when the power is turned on. The capacitors and stabilize the circuit. Fig. 7 shows the measured characteristics of the proposed BGR.
is 515 mV 1 mV from 2.2 to 4 V at 27 C; and the lower graph, 276 (4 3 23) points are plotted. The of for the proposed BGR is 15.3 mV, which is about onethird that for the conventional BGR of 44.5 mV. As a result, the normalized dispersion, mean , for the proposed BGR is 2.9%, which is similar to that for the conventional BGR, 3.5%. The variation of for the proposed BGR mainly originates from an offset voltage of the op-amp, as it does for the conventional BGR. Considering the offset voltage of , the BGR operates under the condition of (17) The total , including the effect of , is given by
for the conventional BGR and
for the proposed BGR. The ratio of the effect of on for the proposed BGR is the same as that for the conventional BGR. To reduce the effect of on , it is effective to decrease the ratio of , i.e., to increase .
VI. CONCLUSIONS
A CMOS BGR, which can operate with sub-1-V supply, has been proposed and verified.
is generated by the sum of two currents with one feedback loop. can be set at any level between 0 V and . The simulated minimum of 0.84 V has been achieved. The measured is 518 15 mV for 3 . The proposed BGR may therefore be a key technology for low-voltage CMOS circuit design. Hitoshi Shiga was born in Matsuyama, Japan, on February 9, 1971. He received the B.S. and M.S. degrees in physics from Kyoto University, Kyoto, Japan, in 1994 and 1996, respectively.
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